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ABSTRACT

OPERATIONAL AMPLIFIER BANDWIDTH EXTENSION
USING NEGATIVE CAPACITANCE GENERATION

Adrian P. C. Genz
Department of Electrical and Computer Engineering
Master of Science

A need for high bandwidth operational amplifiers, or op-amps, exists for certain applications. This need requires research in the area of op-amp bandwidth extension. The proposed method of this thesis uses Negative Capacitance Generation
(NCG), which involves using the Miller effect to generate an equivalent negative capacitance at a given node in a circuit, to extend the bandwidth of an op-amp. This is
accomplished by first applying NCG to the second stage of an op-amp, in which the
op-amp has been compensated using Single Capacitor Miller Compensation (SCMC).
Next, the Miller capacitor used to compensate the op-amp can be reduced and thus,
the bandwidth of the op-amp is extended. The proposed method employed a 100dB,
classic two-stage op-amp with a 7.7MHz gain-bandwidth product (GBW). It was discovered that after applying NCG to several places in the op-amp besides the second
stage that the GBW was roughly doubled. The GBW of the second stage was improved by a factor of 9.3. This discrepancy in GBW improvements was researched
and certain barriers were discovered. Although the barriers were not eliminated, re-

search in overcoming them and obtaining greater improvements in op-amp bandwidth
is encouraging.
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Chapter 1

Introduction

Since the 1960’s, operational amplifiers, also referred to as op-amps, have
been common tools in the world of electronics. Constructed from several transistors,
op-amps cost much less than a dollar, and most integrated circuits contain several
op-amps on a chip. Op-amps are used in many ways, including as amplifiers, buffers,
and filters.
However, some of these applications do not require the op-amp to function
at high frequencies and furthermore, most op-amps cannot perform above several
hundred megahertz, depending on the process used in their design. Those op-amps
with high bandwidth cannot achieve very high open-loop gains. These limitations
are due to the present technology available and as silicon becomes smaller, slight
improvements may be made. It is obvious, however, that other techniques must be
developed besides the fabrication size or process to create higher bandwidth op-amps.
Research proposed and presented in this thesis provides a possible solution to
the bandwidth limitations of op-amps. By cancelling portions of the op-amp’s internal
capacitance, the bandwidth of the op-amp can be improved. This cancellation process
is known as Negative Capacitance Generation (NCG). By incorporating the Miller
effect, a differential amplifer, and capacitor, capacitance from internal nodes of the
op-amp can be removed or cancelled. Several journal articles, as will be discussed in
Chapter 2, have researched the topic of NCG and put it to use in many applications,
such as bandwidth extension and capacitive bus load reduction.
Several topics, including background information associated with op-amps and
NCG will be the subject of this thesis. A discussion will be given on op-amp integrated
1

circuit design, stability, and compensation techniques in Chapter 2. Also, a summary
of the different NCG techniques will be reviewed. In Chapter 3, a description of the
problem and proposed solution will be given, along with the detailed circuit design
of the op-amp under experiment and the negative capacitance generation circuit.
Finally, Chapters 4 and 5 will provide information on the results from the experiment
and conclusions reached from it.
1.1

Contributions
The contributions of this thesis include:

1. An overview of some op-amp compensation techniques.
2. An overview and explanation of past research in the area of Negative Capacitance Generation.
3. Design and analysis of a 100dB two-stage op-amp and applied Negative Capacitance Circuit.
4. Application of the Negative Capacitance Circuit to the two-stage op-amp with
Cadence simulation results.

2

Chapter 2

Literature Review

2.1

Operational Amplifiers
A classic op-amp architecture is made up of three stages as shown in Figure

2.1, even though it is often referred to as a ”two-stage” op-amp, ignoring the buffer
stage. The first stage usually consists of a high-gain, differential amplifier. This stage
has the most dominant pole of the system. A common source amplifier usually meets
the specifications of the second stage, having a moderate gain. The third stage is
most commonly implemented as a unity gain source follower with a high frequency
and negligible pole [1].

Figure 2.1: Typical two-stage op-amp.

With the two-stage classic op-amp architecture, high gain stages are difficult
to achieve with Complementary Metal Oxide Semiconductor (CMOS) technology and
basic amplifier topologies. Using Bipolar Junction Transistor (BJT) design, high gains
and bandwidths can be attained. However, the base of a BJT can conduct a small
amount of current during operation. This low impedance input can be undesirable for
analog applications. With CMOS, the high gate impedance eliminates this flaw. BJT
3

circuits are popular for high-speed applications, but CMOS technology dominates the
industry [2].
A typical CMOS differential amplifier stage is given in Figure 2.2. Differential
amplifiers are often desired as the first stage in an op-amp due to their differential
input to single-ended output conversion and their high gain. The input devices in
Figure 2.2 are P-channel MOSFETs (PMOS). Either N-channel MOSFET (NMOS)
or PMOS input devices can be used. However, PMOS input devices are used more
often due to improved slew rate and reduced 1/f noise [1]. The use of PMOS input
devices also provides reduced power supply rejection due to the current mirror’s low
sensitivity to change in power supply voltage.

Figure 2.2: CMOS differential input stage.

For the CMOS differential input stage, the gain and bandwidth are calculated
as
A1 = gm1 (rds2 ||rds4 )

4

(2.1)

and
ω1 =

1
Cout (rds2 ||rds4 )

,

(2.2)

respectively [1]. In the TSMC 0.25µm process, gains of 40-60 dB can be achieved
for the standard differential pair design. Implementation of cascode schemes can
increase this moderately high gain to 60-80 dB. The stage’s dominant pole has an
output capacitance, Cout , consisting mainly of the drain-to-bulk capacitances of M2
and M4 . Although often negligible, another pole and zero are generated by M1 and
M3 .

Figure 2.3: Common source amplifier stage.

The second stage implementation of a common source amplifier, shown in Figure 2.3, can attain gains of 20-40 dB. Similar to the first stage, additional cascode
devices can increase this gain. Higher gains are often desirable for this stage when using Miller compensation techniques. Yet, higher gains lead to lower bandwidths, and
the circuit designer has to decide between these tradeoffs based on the specifications
of the system. For the circuit in Figure 2.3, the gain and bandwidth are calculated

5

as
A2 = −gm5 (rds5 ||rds6 )

(2.3)

and
ω2 =

1
Cout (rds5 ||rds6 )

,

(2.4)

respectively [1]. The output capacitance is dominated by the drain-to-bulk capacitances of M5 and M6 .

Figure 2.4: Source follower.

The final output stage is normally realized with a simple source follower as
indicated in Figure 2.4. With gains less than, but close to 1, the source follower acts
as a buffer for the previous two stages, reducing the overall gain negligibly and barely
affecting the overall bandwidth with its high frequency pole. The gain for the source
follower is defined as
A3 =

gm8
GL + gm8 + gds8 + gds9

6

(2.5)

Figure 2.5: Unity gain follower configuration of op-amp.

[1], where GL is the load conductance that the stage will drive. The pole of the output
stage is usually considered to be at higher frequencies, sometimes on the order of one
hundred times greater than the first and second stage poles.
The combined gain of the op-amp stages should be at least 100 dB in order for
the op-amp to have low-gain error when connected in feedback. For example, when
the op-amp is configured in unity-gain feedback, shown in Figure 2.5, a DC gain of
100 dB would lead to a 0.001% gain error. An op-amp with such a gain error is
considered exceptional for most designs.
2.2

Measuring Stability
After designing each op-amp stage and connecting in the configuration shown

in Figure 2.1, the op-amp usually has poor performance and is unstable. The most
common measurement classification of stability is phase margin (PM), the phase
shift at unity gain frequency. An example of how the phase margin is determined is
displayed in Figure 2.6. For systems with two poles or more, phase margin is defined
as
P M = 180 + 6 A(jωt ),

(2.6)

where 6 A(jωt ) and omegat are the unity gain phase shift and unity gain frequency,
respectively.
For the example of the system given in Figure 2.6, the phase response is
measured to be -123.9o when the magnitude response is at unity. Therefore, the
corresponding PM is 56.1o . For a phase margin less than 0o , the given system is
7

Figure 2.6: Phase margin example.

considered to be unstable. A marginally stable system has phase margins between 0o
and 45o . A suggested phase margin goal of 65o is common when designing a circuit [1].
For a two-stage op-amp, the open-loop transfer function is given by
A(s) =

A1 A2 ω1 ω2
,
(s + ω1 )(s + ω2 )

(2.7)

which assumes that A3 is close to unity and that ω3 is very high and negligible. ω1 and
ω2 are assumed to be the dominant poles of the first and second stages, respectively.
Furthermore, the magnitude and phase functions are
A1 A2 ω1 ω2

|A(jωt )| = q

(ω1 ω2 − ωt2 )2 + (ωt (ω1 + ω2 ))2

8

(2.8)

and
6

ωt (ω1 + ω2 )
A(jωt ) = − 180 + arctan
ω1 ω2 − ωt2

!!

,

(2.9)

respectively. In order to determine the phase margin, the corresponding unity gain
frequency must be derived from the magnitude function. Next, the phase can be
calculated at the derived unity gain frequency and (2.6) can be used to determine the
phase margin.
During the initial stages of design, this exercise is helpful when determining
the stability of the open-loop system. After calculating the initial phase margin, the
necessary compensation steps can take place to stabilize the circuit. This method is
very useful in finding the phase margin. However, using industry standard tools such
as Cadence, Matlab, or a SPICE simulator is a much more quick and less complicated
way of determining phase margin. For more complicated systems, with multiple poles
and zeros, using these tools is highly recommended so that the magnitude and phase
response of the system can be observed.
Using these tools, another technique for measuring stability is to view the output of the circuit when given a step response input. Overshoot and settling time, the
characteristics gathered from this technique shown in Figure 2.7, can be judged for stability. Often, it is valuable to view the step response and gather these measurements
when compensating an op-amp. Phase margin and the step response measurements
correlate to each other. A step response with little overshoot and small settling time
will indicate an exceptional phase margin.
2.3

Op-amp Compensation
After designing each stage and connecting them together, an op-amp com-

monly is unstable in the unity feedback configuration. Using the measurement techniques described, methods to compensate the op-amp must be employed. Pole splitting, or Single Capacitor Miller Compensation (SCMC), which significantly reduces
the frequency of the dominant pole, is a common technique in op-amp design [3].

9

Figure 2.7: Circuit step response example.

In this method, a capacitor, C, is connected in parallel with the second stage, as
displayed in Figure 2.8.

Figure 2.8: Implementation of pole-splitting.

Miller’s theorem states that the impedance seen in parallel with a gain stage
can be modeled as an impedance connected from the input of that gain stage to
ground, and an impedance connected from the output of the gain stage to ground [4],
as shown in Figure 2.9. Since the impedance in this case is purely capacitive and
the second stage has inverting gain, the first capacitor has a reflected capacitance of

10

C(1 + A), where A is the gain of the second stage. When a large capacitor is needed
to reduce the pole of the first stage, it can be generated by a smaller capacitor and
the described Miller multiplication. The second capacitor has a value much closer to
the compensation capacitor C, especially for large gains.

Figure 2.9: Miller equivalent of circuit in Figure 2.8.

Before the implementation of pole-splitting, the first and second stages have
pole frequencies
ω1 =

1
R1 C1

(2.10)

ω2 =

1
,
R2 C2

(2.11)

and

respectively, where R and C are the associated output resistance and capacitance of
each stage. After compensation, these frequencies become
ω1 =

1
R1 (C1 + C(1 + A))

(2.12)

ω2 =

1
,
R2 (C2 + C(1 + A1 ))

(2.13)

and

due to the Miller capacitance seen in parallel.

11

When the first stage pole frequency is reduced significantly, the op-amp’s phase
margin is improved and therefore the op-amp is much more stable than it was before compensation. In the process of making the op-amp stable, the most significant
tradeoff is bandwidth. If the first stage bandwidth is reduced, the overall bandwidth
will be reduced. Yet, growing technology demands higher bandwidth op-amps for
high-speed applications. Furthermore, while bandwidth and phase margin should be
optimized, other important factors should be considered, such as slew rate, output
voltage swing, common mode rejection, and power consumption. Some of the compensation techniques developed focus on optimizing these different factors based on
their specific application. Compensation methods, other than SCMC, have been explored in order to increase op-amp bandwidth while maintaining exceptional phase
margin [5, 6, 7, 8]. Many of these methods are slight variations of SCMC.
One common addition to SCMC is to add a nulling resistor in series with the
capacitor for phase lead, as shown in Figure 2.10b. This method is known as SCMC
with a Nulling Resistor (SMCNR). A zero, which can either be in the Left-Half Plane
(LHP) or Right-Half Plane (RHP), is present when using SCMC. Normally, the zero
resides in the RHP, but with the addition of a series resistor to the compensation
capacitor, the zero can be shifted into the LHP, providing phase lead and improving
the phase margin of the op-amp. This resistor is commonly implemented as an NMOS
biased in the triode region.
Although SCMC and SMCNR are very simple to implement into a design, several other techniques are popular for op-amp compensation. Some of these techniques
involve multiple capacitors being fed back to different stages in the circuit. Other
techniques require more than two gain stages. With the decrease in size of integrated
circuit technology, op-amps with multiple gain stages have become more common
in order to achieve high gains. Some of these techniques, displayed in Figure 2.10,
include Multipath Zero Cancellation (MZC), Nested Miller Compensation (NMC),
NMC with a Nulling Resistor (NMCNR), Multipath NMC (MNMC), Nested GmC Compensation (NGCC), and Damping-Factor-Control Frequency Compensation
(DFCFC) [8]. A short overview will be given for each of these methods.
12

Figure 2.10: Studied and proposed frequency-compensation topologies: (a) SCMC,
(b) SMCNR, (c) MZC, (d) NMC, (e) NMCNR, (f) MNMC, (g) NGCC, (h) NMCF
[8].

MZC is a technique used to cancel the RHP zero inherited from SCMC. Using
a transconductance feed-forward stage from the input of the op-amp to the output
of the op-amp, the RHP zero can be cancelled without affecting the location of the
13

LHP poles, as shown in Figure 2.10c [8]. Since the benefits of MZC are dependent
upon the output current of the tranconductance amplifier, large power consumption
can result. Thus, power and bandwidth are the main tradeoffs of MZC.
NMC is perhaps the most widely used technique currently for op-amps with
multiple gain stages [8]. More than one capacitor is used to compensate the op-amp,
as seen in Figure 2.10d. This extended version of SCMC can also utilize a nulling
resistor, referred to as NMCNR and shown in Figure 2.10e, and eliminate one of
the inherited RHP zeros. The implementation of NMCNR can significantly improve
bandwidth, phase margin, slew rate, settling time, and downsize chip area.
A topology combining MZC and NMC, known as MNMC and displayed in
Figure 2.10f, has also been proposed for three-stage amplifiers. The addition of a
tranconductance feed-forward stage generates a LHP zero, which can be used to
cancel the second non-dominant pole [8]. Thus, the bandwidth of the op-amp is
extended. Yet again, power consumption and circuit complexity are increased.
For both NMC and MNMC methods, it is required that the load tranconductance be much larger than the first and second stage tranconductances. It is
difficult to meet this condition for low-power designs. Thus, another method was
proposed, called NGCC, that eliminates all zeros in the system [8]. NGCC uses two
transconductance amplifiers, as shown in Figure 2.10g, to eliminate the zeros in the
system. This extra real estate consumes more power and is often complicated to
design. Furthermore, LHP zeros can be beneficial to the system due to phase lead,
and cancelling them can be detrimental. A proposed variation of NGCC referred to
as NMC with Feed-forward Gm stage (NMCF) [8] and given in Figure 2.10h, has
exhibited promising results in many of the main op-amp characteristics.
DFCFC implements a damping-factor control amplifier to eliminate frequency
peaking and thus, improves stability [8]. The damping-factor control amplifier consists of an inverting amplifier with a gain greater than 1 and a parallel capacitor.
This amplifier acts as a frequency-dependent capacitor. As shown in Figure 2.10i and
2.10j, two possible topologies exist for DFCFC. Used for a three-stage amplifier, both

14

topologies are best applied when the op-amp is required to drive a large capacitive
load [8].

Figure 2.11: RNMC topology found in [5].

Table 2.1: Results from various op-amp compensation techniques [5][6][8]
Technique
NMC RNMC PFC NMCNR NMCF DFCFC
GBW (MHz)
0.59
4.5
2.7
0.82
1.22
2.60
o
PM ( )
43
62
52
46
62
43
SR +/- (V/µ s) 0.2/0.2
N/A
1.0/1.0
0.4/0.3
0.5/0.5
1.4/1.3
1% St +/- (µ s) 4.3/4.4 0.3/0.3
N/A
3.0/3.0
1.5/1.5
1.0/1.4
99
3.7
N/A
63
45
18
Cm1 (pF)
Cm2 (pF)
27
2.2
N/A
25
5.5
3
Rm (Ω)
594
CL (pF)
100
10
130
100
100
100
RL (Ω)
25k
N/A
24k
25k
25k
25k
Process (µm)
0.8
0.35
0.35
0.8
0.8
0.8

Another slight variation of NMC, referred to as Reversed NMC (RNMC), has
been researched extensively. RNMC is similar to NMC, but involves a different feedback implementation of the capacitors, as indicated in Figure 2.11. Like SMCNR, a
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nulling resistor is commonly added to control RHP zeros. In [5], a voltage follower
was substituted for the nulling resistor to eliminate the RHP zero, as shown in Figure
2.12. An RNMC topology with positive feedback (PFC) was also researched in [6].
PFC involves a feed-forward transconductance amplifier, as seen in Figure 2.13, similar to NMCF. The results from this research are listed in Table 2.1. Additionally, the
results from researchers in [8] are displayed. Gain-bandwidth product (GBW), phase
margin (PM), slew rate (SR), and settling time (St) are the main results listed.

Figure 2.12: RNMC topology researched in [5].

Figure 2.13: PFC topology used in [6].
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2.4

Negative Capacitance Generation
Before discussing the proposed method of bandwidth extension, Negative Ca-

pacitance Generation (NCG) will be introduced. Basically, NCG removes or cancels
capacitance from a node. NCG implemented into a circuit design has two distinct advantages. The first is simply removing undesired capacitance. The second advantage
is that when node capacitance is removed, the associated bandwidth of that circuit
is indirectly increased.

Figure 2.14: (a) Ideal Negative Capacitance Circuit (NCC) and (b) its Miller equivalent circuit.

Figure 2.15: (a) Amplifier stage and (b) amplifier stage with attached NCC.
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NCG can be accomplished by using a low gain noninverting amplifier and the
Miller effect, as shown in Figure 2.14, where A is the gain of the amplifier. With
gains greater than 1, the Miller effect creates a negative value of capacitance at the
input node of this stage. Therefore, when the Negative Capacitance Circuit (NCC) is
attached to a node, that node will have a negative capacitance in parallel with its own
output capacitance. For gains less than 1, a negative capacitance is created at the
output node of this stage, while a small increase in capacitance occurs at the input
node. For example, an amplifier stage shown in 2.15a with output resistance RL and
capacitance CL will have a reduced capacitance of CL + CN (1 − A) after attaching
the NCC, as shown in Figure 2.15b. The newly reduced output capacitance provides
the amplifier stage with a larger bandwidth.
Similar techniques have been used to cancel capacitance [9, 10, 11, 12, 13] that
take advantage of the Miller effect. Although the applications of these techniques
differ, they utilize the same principle architecture. Bandwidth extension and slew
rate increase are the driving goals of this research over the last twenty-five years.

Figure 2.16: Op-amp bandwidth extension method used in [10].

Researchers in [10] used the Miller effect to extend the bandwidth of an opamp. The differential op-amp consisted of an Operational Transconductance Am-
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plifier (OTA) with an output buffer stage. The Miller capacitor was applied to the
output buffer stage, as shown in Figure 2.16. Using a source follower with folded
cascode shown in Figure 2.17, the gain of the output buffer stage was less than 1, reducing the capacitance of the output of the buffer stage and changing the capacitance
at the input negligibly. As a result, the overall bandwidth of the op-amp was improved while also improving the phase margin (in one case, PM = 80o ). Furthermore,
the capacitor required for this method was approximately 1.4pF, a value considerably
smaller than used in most compensation techniques.

Figure 2.17: Output buffer stage used for NCG [10].

For bipolar circuits, A. B. Grebene recommends a capacitance neutralization
scheme [11]. For a bipolar differential amplifier stage, the collector-base capacitance
of each BJT, CCB, increases the input capacitance of each device by the Miller effect.
This collector-base parasitic capacitance can be greatly reduced by employing the
Miller effect again, but by adding an additional capacitor from its input to its noninverting output for each device,.as shown in Figure 2.18. These additional capacitors
neutralize or cancel the CCB of each device, providing a greater bandwidth for the
amplifier.
Grebene suggests the recommended method should be applied to differential
gain stages where symmetrical dc and asymmetrical ac signals are utilized. Furthermore, it is not practical for discrete circuits, because matching the neutralization
19

Figure 2.18: Capacitance neutralization scheme suggested in [11].

capacitors to CCB is impractical. Grebene’s suggested techniques have been implemented in a transimpedance amplifier design to minimize the input capacitance using
the silicon germanium (Si-Ge) process, in which positive results were exhibited [12].
Over twenty years ago, M. Shoji and R. M. Rolfe developed a similar capacitance cancellation technique used to speed up the data rates of high-speed digital
applications [13]. Data signals often have many destinations and are required to drive
large capacitive loads. Conventionally, to provide the drive capability of such data
signals, a series connection of buffer stages are implemented into the design. Each
additional buffer stage boosts the data signal to drive a larger capacitive load. Thus,
the number of buffer stages employed depends on the capacitive load that the signal
must drive. The additional buffer stages lead to two disadvantages: an overall longer
circuit delay and they occupy additional valuable real estate on an integrated circuit.
Shoji and Rolfe proposed an active circuit, consisting of a commercially made
op-amp and some resistors and capacitors, as shown in Figure 2.19, to cancel the
20

Figure 2.19: Negative capacitance implementation described in [13].

effective data node capacitance. Both simulated and experimental results suggest
that the proposed method was effective and slew rates were improved significantly.
Additionally, the implementation of this method was external and separate to the
integrated circuit design.

Figure 2.20: NCG schematic used in [14].

More recently, research by [14] suggests that applying NCG to single stage
amplifiers can improve the bandwidth by a factor of 77, in one case. NCG was
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accomplished by using a low-gain differential amplifier, as shown in Figure 2.20. The
diode connected PMOS is used to obtain a low output resistance and to control the
gain.
Several designs have been explored to cancel undesired capacitance using the
Miller effect. These designs, with applications ranging from bandwidth extension to
capacitive load reduction, have been successful and conducting further research in the
area may be worthwhile.
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Chapter 3

Theory and Design of Proposed Solution

3.1

Op-amp Bandwidth Extension
Over the course of integrated circuit design, many techniques have been ex-

plored to compensate op-amps. However, most of these methods degrade the performance of the op-amp in the process of making it stable. Therefore, it is proposed
that NCG be used to extend the bandwidth of a classic two-stage op-amp, as it would
also apply to other types of multistage amplifiers.
An example of the frequency response of a two-stage op-amp is given in Figure
3.1. Clearly, with a phase margin of close to 0o , the op-amp is unstable. Using SCMC,
the new frequency response is given in Figure 3.2. The op-amp is now stable, but has
had a significant reduction in bandwidth.
It is proposed that NCG be applied to the output of the op-amp’s second
stage, as shown in Figure 3.3, similarly to how NCG was applied by [14]. Adding
a negative capacitance to the second stage output node, the second stage dominant
pole is shifted outward. Alone, this step would be ineffective. However, after reducing the Miller capacitor and raising the first dominant pole by the same amount
that the second dominant pole was raised by NCG, the overall bandwidth can be
improved significantly without degrading the op-amp’s performance and maintaining
a reasonable phase margin. Figure 3.4 illustrates this improvement in bandwidth.
A more detailed schematic of the impedance seen at the output of the second
stage, with associated resistance R2 and capacitance C2 , is given in Figure 3.5. C2
includes the Miller equivalent capacitance added after SCMC. The gain of the second
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Figure 3.1: Frequency response of an unstable two-stage op-amp.

stage is given by


A2 (s) =

s2 +



CA +CN
s + RA (CA1+CN )
CA C2 +CA CN +C2 CN


R2 C2 +RA (CA +CN )+R2 CN (1−K)
1
s + RA R2 (CA C2 +C
RA R2 (CA C2 +CA CN +C2 CN )
A CN +C2 CN )

,

(3.1)

where RA and CA are the output resistance and capacitance of the negative capacitance amplifier, respectively.
After applying NCG, the second stage has two LHP poles and a LHP zero.
Intuitively, a value of CN should be chosen to cancel as much of the second stage
output capacitance as possible and thus maximize the bandwidth. However, as CN
approaches a value close to C2 , the second stage poles become complex and eventually
cause the system to become unstable. Complex poles that have a larger imaginary
component than real component cause peaking in the transition band of the magnitude response, which is considered dangerously close to marginally unstable and
should be avoided, except in narrowband stages. Furthermore, complex poles that
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Figure 3.2: Frequency response of a compensated, stable two-stage op-amp.

Figure 3.3: Two-stage op-amp with NCG applied.

have real and imaginary components equal in magnitude generate a Maximally Flat
Magnitude Response (MFMR). Peaking that appears in any stage of the op-amp
will show in the overall response. Thus, MFMR is an optimal design goal, also used
in [14], that ensures no peaking in the transition band for the first stage. An example
of pole position and corresponding frequency response peaking is given in Figure 3.6.
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Figure 3.4: Magnitude response of before (solid) and after (dashed) applied NCG and
compensation capacitor reduction.

Figure 3.5: Schematic of two-stage op-amp with applied NCC.

The poles can be designed to create a MFMR by setting the denominator of
(3.1) equal to
s2 +

ω0
s + ω02 ,
Q
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(3.2)

Figure 3.6: Complex pole location and corresponding frequency response plots.
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where Q =

√1 .
2

Setting Q to this value will ensure that the poles will be complex

conjugates and that each pole will have equal real and imaginary components. The
resonant frequency is given by
1
ω0 = q
.
RA R2 (CA C2 + CA CN + C2 CN )

(3.3)

Using a calculator or computer program such as the first Matlab routine given in
Appendix B, CN should be determined using
a = (R2 (1 − K) + RA )2 ,



(3.4)



2
b = 2R22 C2 (1 − K) − 2RA R2 CA K + 2RA
CA ,

(3.5)

c = (R2 C2 − RA CA )2 ,

(3.6)

aCN2 + bCN + c = 0.

(3.7)

and

Two possible solutions for CN exist, but only one is feasible for this application.
For example, with K = 2, a value of CN must be less than C2 . Cancelling more
capacitance than exists would cause the dominant pole of interest to move into the
RHP and the system would become unstable.
From these derivations, it can be observed that CN can be determined not
only by the capacitance of interest, C2 . Other factors, such as the output impedance,
RA , have to be selected intelligently in order to optimize the overall bandwidth of the
two-stage op-amp.
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Figure 3.7: Two-stage op-amp schematic.

3.2

Possible Flaws
A possible flaw in this design is that when implementing NCG with MFMR

design constraints, two complex conjugate poles exist. Since these poles occur past
the first stage dominant pole, the slope of the magnitude response after the complex
poles will be -60dB/decade. This steeper slope could possibly prevent the bandwidth improvement results from being as fruitful as proposed. The overall bandwidth
improvement will not necessarily be as great as the second stage bandwidth improvement.
Additionally to the second stage having two poles after NCG, a LHP zero is
added, as shown in (3.1). If this zero is not designed carefully, it could either be
detrimental or beneficial to the stability and response of the system. If maximized,
the zero can be ignored. The zero can be potentially beneficial if it is close to the
complex poles. In [14], the zero was maximized and in one case, a single stage
amplifier’s bandwidth was extended by a factor of 77.
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3.3

Op-amp Design and Implementation
A simple cascode two-stage op-amp, as shown in Figure 3.7, was designed for

the purposes of the NCG op-amp bandwidth extension experiment. More detailed
schematics, with and without compensation, are given in Appendix A. It was important to have an op-amp optimized for bandwidth and gain so that it was a realistic
experiment. For example, if the op-amp was designed to have low bandwidth in the
first place, it would be easier to result in an overall greater bandwidth improvement.
Thus, care was taken to ensure a quality op-amp was designed.

Figure 3.8: Op-amp first stage schematic.

The first stage, shown in Figure 3.8, consists of a differential amplifier with
cascode input devices. The cascode devices were added to boost the gain to roughly
1,000 V/V. This addition also reduced the bandwidth. A cascode, common source

30

Figure 3.9: Op-amp second stage schematic.

amplifier was used for the second stage of the op-amp. As shown in Figure 3.9,
NMOS input and cascode devices are used, achieving a moderately high gain of about
100 V/V. The PMOS source follower, shown in Figure 3.10, was used for the third
stage, achieving close to unity gain. The relevant characteristics from each of these
stages are displayed in Table 3.1. It should be noted that the output resistance and
capacitance for each stage includes the resistance and capacitance of the input device
of the following stage. For the third stage output capacitance, a 10pF load capacitor
is included.

Table 3.1: Op-amp stage characteristics
1st Stage 2nd Stage 3rd Stage
DC Gain (V/V)
1,083
101.1
0.9825
3dB BW (Hz)
107.20k
713.03k
131.06M
CO (F)
71.2f
810.6f
10.9777p
RO (Ω)
20.85M
275.0k
110.62
Tail Current (A)
5.04µ
54.1µ
1.60m
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Figure 3.10: Op-amp third stage schematic.

Table 3.2: Op-amp stage characteristics after compensation
1st Stage 2nd Stage 3rd Stage
3dB BW (Hz)
73.02
318.12k
131.06M
CO (F)
104.5p
1.819p
10.9777p

As discussed in the previous chapter, poor phase margin results without compensation. For this op-amp, a compensation capacitor of 1pF was required to achieve
a 64.9o phase margin, using Single Capacitor Miller Compensation (SCMC). The corresponding changes in bandwidth and output capacitance for each stage are shown
in Table 3.2. Table 3.3 lists the main characteristics of the compensated op-amp.
3.4

Negative Capacitance Circuit Design and Implementation
A single stage amplifier with non-inverting gain is desired for implementation

of the Negative Capacitance Circuit (NCC). A simple differential pair with a single
triode PMOS on the output, similar to what was used for NCG in [14], were used for
the proposed circuit, as shown in Figure 3.11. Following the previously mentioned
design criteria, the amplifier was designed to have a gain of 2 and low output resistance
and capacitance. To minimize input and output capacitance and output resistance, a
considerably large bias current near 500µA was utilized. The detailed measurements
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Table 3.3: Op-amp measurements
Op-amp Measurements
Supply Voltage (V)
±1.25
Supply Current (A)
1.901m
DC Gain (V/V)
107,152
100.6
DC Gain (dB)
73.02
3dB BW (Hz)
GBW (Hz)
7.685M
64.9
PM (o )
SR +/- (V/µ s)
4.145/4.860
141.1/111.8
St +/- (ns) (to 1%)
Overshoot (%)
0.0003
1.23/-0.303
Output Swing +/- (V)

of the circuit are presented in Table 3.4. It should be noted that the measurements
were taken without CN connected.

Figure 3.11: NCC schematic.
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Table 3.4: NCC measurements
NCC Measurements
Supply Voltage (V)
±1.25
Supply Current (A)
485.6µ
-565.6m
DC Bias (V)
DC Gain (V/V)
1.993
313.6M
3dB BW (Hz)
CA (F)
128.5f
3.95k
RA (Ω)

The input voltage bias is based on the DC voltage at the output of the second
stage. For simplicity, a DC voltage bias equal to this value was attached to the
inverting input. The second stage output voltage was designed to be around -565mV
in order for the output voltage of the op-amp to be close to 0 V. Therefore, PMOS
input devices were used in the NCC design to allow more potential of receiving the
desired gain of 2.
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Chapter 4

Experiment

4.1

Initial Proceedings
With the Negative Capacitance Circuit (NCC) and compensated two-stage

op-amp, an experiment was conducted to determine whether Negative Capacitance
Generation (NCG) will be beneficial to op-amps. First, the NCC was connected to
the op-amp’s second stage output. By applying NCG, the op-amp’s phase margin is
improved. This improvement in phase margin creates an allowance that can be taken
advantage of by reducing the compensation capacitor, C. For example, after NCG
is applied, the phase margin may have improved by 15o . Since the design does not
require the phase margin to be 15o higher, the compensation capacitor can be reduced.
However, since reducing the compensation capacitor affects the node capacitance at
the second stage output, C2 , the NCC capacitor, CN , also needs to be reduced to
avoid cancelling more capacitance than present or causing marginal instability by
exceeding MFMR conditions.

Table 4.1: Applied NCG results
Before NCG After NCG
C2 (F)
1.819p
309.0f
C (F)
1p
584.0f
CN (F)
1.094p
2nd Stage 3dB BW (Hz)
318.1k
2.103M
73.02
125.0
Overall 3dB BW (Hz)
Crossover Frequency (Hz)
7.685M
14.13M
Phase Margin (o )
64.9
64.9
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For a second stage output node capacitance of 1.819pF, a 1.449pF NCG capacitor should be used to maintain Maximally Flat Magnitude Response (MFMR)
conditions. However, since the node capacitance is dependent on the 1pF compensation capacitor, a trial and error approach was used to determine how much the
compensation capacitor and NCG capacitor should be reduced to maintain MFMR
conditions and a phase margin of 65o . It was found that reducing the compensation capacitor to 584fF and using a calculated 1.094pF NCG capacitor allowed these
conditions to be maintained. Table 4.1 displays the results from this experiment.
As can be seen in Table 4.1, the second stage bandwidth was improved by a
factor of about 6.6. However, the overall bandwidth only improved by a factor of 1.7.
This is most likely due to the fact that the overall response has a -60dB/decade slope
after the second stage poles, as was mentioned in Chapter 3. In order to improve the
overall response by a greater factor, even more capacitance would need to be reduced.
C2 was already reduced by 83.0%. Any further reduction and straying from MFMR
conditions may cause system instability. To see if more favorable results could be
obtained, CN was increased and the step and magnitude responses were viewed for
stability.
When CN was increased from 1.094pF to 1.230pF, the second stage bandwidth
increased to 4.765MHz. With the extra allowance of phase margin, the compensation
capacitor could be reduced. However, when C was reduced even slightly, frequency
peaking began to occur in the second stage magnitude response. Additionally, any
further increase in CN led to undesirable peaking in the frequency response. In any
case, it is obvious that improvements in the second stage bandwidth are not directly
proportional to improvements in overall bandwidth. Thus, a closer look was taken and
alternate methods were applied to the system to determine if further improvements
were possible.
4.2

Further Experimentation
Some alternate methods of compensation were implemented to determine if it

was the compensation method used that hindered the potential improvements caused
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Figure 4.1: Normal compensation method for two-stage op-amp.

by NCG. Specifically, two methods were employed. The first method involved using
a single capacitor connected to the first stage output, which will be referred to as
Normal Single Capacitor Compensation (NSCC) and is shown in Figure 4.1. The
second method was similar to Single Capacitor Miller Compensatoin (SCMC), but
was implemented using dummy second and third stages with the compensation capacitor. The latter was believed to minimize any additional Miller reflections generated
from the gate to drain of the common source amplifier NMOS device in the second
stage. The latter will be referred to as Single Capacitor Miller Dummy Compensation
(SCMDC) and is shown in Figure 4.2.

Figure 4.2: SCMDC for two-stage op-amp.

Neither of these methods were more dominant over SCMC or successfull in
their implementation. In fact, both caused large positive phase shifts leading to instability. A large capacitor of 2.2nF was required to compensate the op-amp when
using NSCC. This large capacitance is believed to have affected the second stage’s
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performance and furthermore, prevented NCG from being effective. Although the
NCC was isolated from the compensation capacitor when using SCMDC, the additional poles and zero reflected back to the first stage by the dummy load caused an
inability to obtain an acceptable phase margin.
4.3
4.3.1

NCG Applied in Multiple Ways
First Stage Modeled Again

Figure 4.3: First stage hypothesized magnitude response.

Originally, it was assumed that when using SCMC, an equivalent capacitance
of C(1 − A) was added to the first stage output node. Figure 4.3 displays this hypothesized magnitude response for the first stage. However, instead of only adding
capacitance, as shown in Figure 4.4a, and steering the dominant pole inward, a re-
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flected series resistance, given by
R2
,
(1 − A2 )

(4.1)

CR = C(1 − A2 ),

(4.2)

RR =
and capacitance, given by

are added in parallel when using SCMC, as shown in Figure 4.4b. Again, A2 , C2 , and
R2 are the second stage gain, output capacitance, and output resistance, respectively.
This act generates an additional pole and a zero, creating the magnitude response
shown in Figure 4.5. Therefore, reducing the Miller capacitor after NCG will not
necessarily be as linearly beneficial as it could be with the hypothesized model.

Figure 4.4: First stage equivalent circuits after SCMC: (a) hypothesized and (b)
actual.

A closer look at the new first stage model was taken after the unsuccessfull
attempts at isolating the compensation method from NCG. Again, Figure 4.4b shows
the additional components added after SCMC. Using inspection techniques given in
[15], it was determined that the two poles are given by
ω1p1 =

1
R1 CR
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(4.3)

Figure 4.5: First stage magnitude response.

and
ω1p2 =

1
,
(R1 || RR )C1

(4.4)

1
.
RR CR

(4.5)

and the zero is given by
ω1z1 =

The original concept of NCG was accomplished by extending the second stage
pole outward, allowing the first stage pole to be extended outward, increasing the
bandwidth of the op-amp. However, the same concept could apply to the first stage
when using SCMC. If NCG was applied to the output of the first stage, C1 would
be reduced and extend the second pole, ω1p2 . The extension of ω1p2 would create an
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allowance in phase margin, as was described in Chapter 3, and allow for a reduction
in CR . This reduction would extend the corresponding pole and zero, ω1p1 and ω1z1 ,
and hopefully the phase margin would remain close to 65o and the overall bandwidth
extended.
An experiment was conducted to determine if the application of NCG to the
first stage would be successful. As before, a 1pF compensation capacitor, C, was
utilized using the SCMC technique. The combined output capacitance of the first
stage and additional channel capacitance of the NCC PMOS input device allow for
an approximate 175fF NCG capacitor to be used without peaking in the magnitude
response. Since the DC bias level of the first stage output is around -500mV, the
NCG bias and triode NMOS device were changed to accomodate the system.
NCG applied to the output of the first stage alone had very little improvement.
To maintain a 65o phase margin, the compensation capacitor could only be reduced
from 1pF to 895fF. With the addition of NCG to the second stage output, the results,
as before, were more fruitful. The detailed results are given in Table 4.2.

Table 4.2: Applied NCG results for different stages
Before NCG 1st NCG 1st and 2nd NCG
C2 (F)
1.819p
1.714p
263.0f
1p
895.0f
538.0f
C (F)
175.0f
175.0f
CN 1 (F)
CN 2 (F)
1.094p
318.1k
337.9k
2.595M
2nd Stage 3dB BW (Hz)
Overall 3dB BW (Hz)
73.02
81.70
136.0
Crossover Frequency (Hz)
7.685M
8.616M
15.21M
64.9
64.9
64.9
Phase Margin (o )

It can be seen from Table 4.2 that the second stage output capacitance was
reduced by 85.5%. Furthermore, the second stage bandwidth and overall bandwidth
were improved by factors of 8.2 and 2.0, respectively.
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4.3.2

NCG Applied to 3rd Stage
Up to a certain point in the research, the third stage pole was virtually ignored.

As long as it was far enough out in the frequency domain, the pole was negligible.
However, in most applications, an op-amp will have a large capacitive load of at least
10pF. The load usually exists due to design constraints of the integrated circuit to
PCB board interface. It can be assumed that whatever bandwidth the third stage
pole is designed for, it will be reduced by the load capacitance. NCG could feasibly
be put to use to extend this pole if it interferred with the stability of the op-amp.
In the research and experiments conducted, a 10pF load was employed. The
third stage pole was located at 131.06MHz. Perhaps even a slight extension in the pole
using NCG could lead to further reduction in the compensation capacitor and greater
overall bandwidth for the op-amp. It was proposed that NCG be applied to the
op-amp’s third stage to seek additional improvements in bandwidth. The proposed
experiment was conducted and included a separate modified NCG to adapt to the opamp’s output DC bias. A 4.5pF capacitance was employed as the NCG capacitor for
the third stage and minimal instability peaking was observed. Although the results
were not very great, small improvements were accomplished, as can be viewed in
Table 4.3. CN 1 , CN 2 , and CN 3 are the NCG capacitors used for the op-amp’s first,
second, and third stages, respectively. 87% of the initial output capacitance of the
second stage was cancelled, improving the second stage bandwidth by a factor of
9.3. The overall bandwidth, improved by a factor of 2.1, was again not improved as
greatly. A full schematic of NCG applied to all three stages is given in Appendix A.
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Table 4.3: Applied NCG results for different stages
Bef. NCG 1st NCG 1st /2nd NCG
C2 (F)
1.819p
1.714p
263.0f
C (F)
1p
895.0f
538.0f
175.0f
175.0f
CN 1 (F)
CN 2 (F)
1.094p
CN 3 (F)
nd
2 3dB BW (Hz)
318.1k
337.9k
2.595M
3rd 3dB BW (Hz)
131.06M
131.06M
131.06M
Overall 3dB BW (Hz)
73.02
81.70
136.0
Unity Gain Freq. (Hz)
7.685M
8.616M
15.21M
64.9
64.9
64.9
Phase Margin (o )
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All NCG
237.0f
512.0f
175.0f
1.094p
4.5p
2.959M
138.0M
142.9
16.43M
64.9
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Chapter 5

Conclusions

5.1

Summary of Results
In this research, Negative Capacitance Generation (NCG) was used on the

first, second, and third stages of an op-amp to extend the bandwidth. Originally,
the goal of this research was to apply it to the second stage. By extending the
second stage pole, an allowance of bandwidth for the first stage was provided and the
compensation capacitor could be reduced. This step proved to be the most beneficial.
It was found that the overall bandwidth of the op-amp had a Factor-of-Improvement
(FOI) of 1.7, which was very small compared to the second stage bandwidth, which
had a FOI of 6.6. These results, including the results from the additional steps, are
given in Table 5.1. The column entitled ”All NCG” includes the data from when
NCG was applied to all three stages of the op-amp.

Table 5.1: FOI results
2nd NCG 1st and 2nd NCG
2nd Stage 3dB BW FOI
6.6
8.2
Overall 3dB BW FOI
1.7
2.0

All NCG
9.3
2.1

The small improvement in op-amp bandwidth leads to questions regarding the
fruitfulness of NCG and its potential. At this point in the research, it was concluded
that the complexity of the proposed method was greater than anticipated. As was
hypothesized, the additional pole created from NCG lead to a steep -60dB/decade
slope of the magnitude response after the second stage dominant pole. If NCG could
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be conducted without generating this additional pole at the same location as the
second stage dominant pole, perhaps the op-amp’s bandwidth would be extended
further.
Two simple, alternate methods of compensation were explored to determine
whether using Single Capacitor Miller Compensation (SCMC) was preventing the
potential benefits of NCG. Both of these methods were unsuccessful and caused the
phase response to have large positive shifts. It was believed that one of the techniques,
Normal Single Capacitor Compensation (NSCC), failed because of the large capacitive
load created.
A closer look at the first stage response provided additional insight on why the
bandwidth was not extended as much as it could be. Ideally, each stage of an op-amp
will be designed to have one pole. However, several poles and zeros are often present.
In fact, although each stage was hypothesized to only have one pole, each stage had
multiple poles and zeros. Some of these additional poles and zeros were negligible, but
others are believed to have caused the op-amp’s bandwidth extension results to not
be as great as they could be without the additional poles and zeros. In this research,
Miller compensation caused an additional pole and zero to be added to the first stage.
This discovery led to applying NCG to the first stage alone. Applying NCG to the first
stage caused the second pole to be raised. The extension in the second pole allowed
for reduction in the compensation capacitor. Thus, further improvements, although
small, were made in bandwidth, as shown in Table 5.1. The second application of
NCG to the op-amp lead to a FOI of 2.0.
Lastly, an attempt was made to reduce the third stage output capacitance
using NCG, in hopes that it would further improve the overall bandwidth. With a
small reduction in compensation capacitor, the FOI increased slightly. Since the third
stage pole was initially further out than the cross-over frequency and other poles, the
benefits of applying NCG to the third stage were not as fruitful. However, if a large
capacitive load was attached to the op-amp’s output and the third stage pole was
closer to the rest of the system poles, NCG would be more effective.
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Overall, NCG applied to an op-amp was not as effective as anticipated. If the
overall bandwidth improved by the same FOI as the second stage, then the op-amp’s
bandwidth could possibly be increased by 10 times. Furthermore, if more capacitance
could be cancelled at the second stage’s output without resulting in undesired peaking
in the frequency response, perhaps the bandwidth could be extended by a factor of 77,
as was in [14] for a single stage amplifier. For a designer seeking small improvements
in bandwidth, the techniques described in this thesis should be considered.
One possible reason for the mediocre results is discrepancies with the second
stage dominant pole. This pole is not determined by the drain-to-source resistances
of the input and cascode devices and the drain-to-bulk capacitances of the devices
connected to the output, as it normally would be, when using Miller compensation.
Due to the high frequency effects of the feedback capacitor, the output resistance
becomes dominated by 1/gm , where gm is the transconductance of the input device.
Thus, when attempting to extend this pole, the output resistance changes and the
results of this extension are not very good.
Although NCG was not as fruitful as hoped for, it was comparable to results
for the Reversed Nested Miller Compensation (RNMC) op-amp in [8]. With both
results from NCG and RNMC having a 10pF load with comparable phase margins,
NCG had a final Gain Bandwidth Product (GBW) of 16.43MHz, while RNMC only
had a GBW of 4.5MHz. It should be noted that the RNMC op-amp was designed on
a larger 0.35µm process. However, the results given are still comparable and indicate
that NCG may be more effective.
5.2

Design and Implementation
Several design tradeoffs exist in the circuits designed for this research. As in the

design of all op-amps, choices must be made regarding whether one characteristic is
more favorable than another. Characteristics, such as DC bias voltages, bias currents,
or device scalings, are selected to maintain a balance and meet criteria set by the
designer.
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One tradeoff that a designer would have to make is between the op-amp’s
performance and power consumption. In this case, the op-amp’s bandwidth was
improved by a factor of 2.1. However, each Negative Capacitance Circuit (NCC)
was designed to utilize 500µA. The main reason for this high bias current was to
obtain a small output resistance. Including the bias circuitry, an additional 2mA is
required to only double the op-amp’s bandwidth. For ±1.25V supply, 3mW of power
is dissipated due to the additional NCG circuitry. Perhaps the small improvement is
not worth the cost in current and power dissipation.
Another obvious tradeoff is bandwidth and phase margin. The op-amp in this
work was designed to have a 65o phase margin because of recommendations given
in [1]. A minimum of 45o could be selected and the op-amp would still be stable, but
with a possible small overshoot in the transient step response. This reduction in phase
margin would result from a reduction in the compensation capacitor, and therefore
provide for a greater bandwidth. In [8], each method of compensation had a different
phase margin. However, the range was between 43-62o . Again, the tradeoff between
bandwidth and phase margin is one that should be considered in future designs.
One difficult design problem that was not solved was the DC bias level of
each NCC. The bias levels were different for each NCC and required external voltage
sources. For the purposes of simulation, a voltage source was attached to these nodes.
In an actual fabrication of this design, a bias would need to be generated for each
NCC. This act would prove to be difficult due to the fact that the output DC level
of each of the op-amp’s stages will not necessarily be what it is designed to be once
it is fabricated. The bias circuitry would also have to not complicate the removal of
capacitance that each NCC provides.
Another problem with the NCC is the sensitivity it has to its gain. The
gain and corresponding negative capacitance generated from the NCC may vary in
fabrication. For example, using a 600fF NCC capacitor, a NCC gain of 2.0 would
generate an equivalent -600fF capacitor at the input of the NCC. If the gain strayed to
2.5, the capacitance generated would now be -900fF and possibly move the dominant
pole of interest into the right half plane, causing the system to become unstable. A
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Figure 5.1: Proposed tuning scheme for NCC.
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tuning circuit should be designed, such as the one in Figure 5.1, to control the gain
of the NCC. With a current source to either sink or source current to the output of
the NCC, the gain can be increased or decreased. Likewise, the generated negative
capacitance can also be increased or decreased. After fabrication, using modern
measurement equipment, the op-amp’s performance could be viewed while tuning
the NCC and ensuring proper operation of the circuit. Using a tuning method,
such as the one described, would provide a means for accurately cancelling negative
capacitance.
Other than the previous comments on tradeoffs, the op-amp designed in this
work could be fabricated through MOSIS using the TSMC 0.25µm process. All device
lengths were designed to be at least twice the minimum size, as suggested in [1]. Also,
all device widths are considered to be appropriate sizes for the TSMC process.
5.3

Future Research
There are many things that can be explored beyond the work described in this

thesis. NCG should be applied with other compensation techniques. For example,
the nested or reverse-nested compensation techniques described in Chapter 2 would
be excellent for further research. Experiments with NCG and other architectures of
multistage amplifiers should also be considered. Results from future work may be
similiar to the results found in this thesis, but variations on how many poles and
zeros are in the system and where NCG is applied could potentially open up the
opportunity for better results.
If possible, obtaining a FOI of 20-50 would be exceptional. Although the NCC
used in this work did not produce greater results, variations of the circuit may assist
in obtaining a high FOI. A NCC with lower output resistance and capacitance would
perhaps improve the results even more than the existing NCC does.
In any future research in this area of using NCG to extend an op-amp’s bandwidth, two concepts need to be considered. First, the amount of capacitance that
is cancelled needs to be increased. Already, 80-90% of the node capacitance was
increased at the second stage output. This amount seems large already; however,
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a much more exceptional improvement would be one greater than 95%, or in other
terms, an FOI greater than 20. Methods should be explored to increase the cancellation of capacitance while maintaining Maximally Flat Magnitude Response (MFMR)
conditions and minimal peaking in the transition band of the magnitude response.
Furthermore, perhaps by implementing a different compensation method for the opamp, the determining factors of the pole being extended should be explored and better
controlled.
The second concept that needs to be considered in future research is that of
making the overall bandwidth of the op-amp improve by the same amount as the
capacitance removed from the system. Wherever NCG is applied in the system,
whether it is the first, second, third, or any additional stage, the goal of the design
should include improving the whole system by the same amount. If this goal is not
possible, and the relationship that the overall bandwidth improves much less than the
specific stage being improved remains, then again, a way to reduce the capacitance
by a much greater factor should be developed. For example, if the stage’s bandwidth
improves by 50, then the overall bandwidth could possible improve by 10-20. This
FOI would be a breakthrough in op-amp bandwidth extension research.
If either of these design goals were met in future research, NCG could be used
in designing the next operational amplifiers. Future research is encouraging in the
area of Negative Capacitance Generation and should be explored by others interested
in the area of analog circuit design.

51

52

Bibliography
[1] D. A. Johns and K. Martin, Analog Integrated Circuit Design, pp. 221–239. New
York: John Wiley & Sons, Inc., 1997.
[2] D. A. Johns and K. Martin, Analog Integrated Circuit Design, pp. 43–44. New
York: John Wiley & Sons, Inc., 1997.
[3] P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits,
pp. 612–623. New York: John Wiley & Sons, Inc., third ed., 1993.
[4] A. S. Sedra and K. C. Smith, Microelectronic Circuits, pp. 613–615. New York:
Oxford University Press, fourth ed., 1998.
[5] R. Mita, G. Palumbo, and S. Pennisi, “Design guidelines for reversed nested
miller compensation in three-stage amplifiers,” IEEE Transactions on Circuits
and Systems II: Analog and Digital Signal Processing, vol. 50, no. 5, pp. 227–233,
2003.
[6] J. Ramos and M. Steyaert, “Three stage amplifier with positive feedback compensation scheme,” in Proceedings of the IEEE 2002 Custom Integrated Circuits
Conference, pp. 333–336, May 2002.
[7] R. Eschauzier, L. Kerklaan, and J. Huijsing, “A 100mhz 100db operational amplifier with multipath nested miller compensation structure,” in Proceedings of
1992 IEEE International Solid-State Circuits Conference, pp. 196–197, February
1992.
[8] K. N. Leung and P. K. T. Mok, “Analysis of multistage amplifier-frequency
compensation,” IEEE Transactions on Circuits and Systems 1: Fundamental
Theory and Applications, vol. 48, pp. 1041–1056, September 2001.
[9] J. D. Drew, I. Z. Darwazeh, and B. Wilson, “Generation of negative capacitance
in a common gate mesfet stage and application to optical receiver design at
microwave frequencies,” in IEEE Colloquium on Wideband Circuits, pp. 2/1–
2/5, May 1996.
[10] B. Shem-Tov, M. Kozak, and E. G. Friedman, “A high-speed cmos op-amp
design technique using negative miller capacitance,” in Proceedings of 2004 11th
IEEE International Conference of Electronics, Circuits and Systems, pp. 623–
626, December 2004.
[11] A. B. Grebene, Bipolar and MOS Analog Integrated Circuit Design, pp. 415–416.
Hoboken, New Jersey: John Wiley & Sons, Inc., 2003.
53

[12] A. Maxim, “A 3.3v 10gb/s sige limiting transimpedance amplifier using a pseudodifferential input and a limiting cherry-hooper stage,” in IEEE Radio Frequency
Integrated Circuits Symposium, pp. 313–316, 2005.
[13] M. Shoji and R. M. Rolfe, “Negative capacitance bus terminator for improving
the switching speed of a microcomputer databus,” IEEE Journal of Solid-State
Circuits, vol. 20, pp. 828–832, February 1985.
[14] D. J. Comer, D. T. Comer, J. B. Perkins, K. D. Clark, and A. P. C. Genz,
“Bandwidth extension of high-gain cmos stages using active negative capacitance,” IEEE Transactions on Circuits and Systems, Part 2, in review.
[15] D. T. Comer, “Rules for determining transfer functions by inspection.” class
notes for ECEn 543, Department of Electrical and Computer Engineering,
Brigham Young University, Winter 2006.

54

Appendix

55

56

Appendix A

Schematics
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Figure A.1: Schematic of uncompensated two-stage op-amp.
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Figure A.2: Schematic of compensated two-stage op-amp.
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Figure A.3: Schematic of compensated two-stage op-amp with NCG applied.

Appendix B

Code

%
% Adrian Genz
% Brigham Young University
% 5/2006
% Negative Capacitance Generation Research
% Code to assist with research
% Includes the following:
% 1) A routine for finding CN under MFMR conditions
% 2) A routine to find poles under MFMR conditions
% 3) A routine for finding poles when CN=CL
% 4) A routine for plotting the poles as CN approaches CL

% Need to comment out certain sections of the following code to run
% each routine separately

clear

CA = 128.5e-15;

% NCC Output Capacitance

RA = 3950;

% NCC Output Resistance

RL = 275e3;

% Second Stage Output Resistance

CL = 1.819e-12;

% Second Stage Output Capacitance
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%For finding CN when poles turn from real to imaginary
a = 1;
b = (2*RA^2*CA-2*RL^2*CL-2*RA*RL*(CL+3*CA))/((RL-RA)^2);
c = ((RL*CL-RA*CA)^2)/((RL-RA)^2);

% For finding CN when poles turn from real to imaginary
% a = 1;
% b = (2*RA^2*CA-2*RL^2*CL-4*RA*RL*CA)/((RL-RA)^2);
% c = ((RL*CL-RA*CA)^2)/((RL-RA)^2);

%For finding poles when CN = CL (cancelling all capacitance)
% a = 1;
% b = (CL+CA)/(RL*(CL^2+2*CL*CA));
% c = 1/(RL*RA*(CL^2+2*CL*CA));

%For finding poles as CN approaches CL
% iter = 100;
% poles((iter+1),5) = 0;
% A = 2;
%
%

CNstart = (CL-(iter)*1e-15)/(A-1);

%

j = 1;

%

CN = CNstart + j*1e-15/(A-1);

%

while CN <= CL

%
%

CN = CNstart + j*1e-15/(A-1);

%

a = 1;

%

b = (RL*CL+RA*(CN+CA)+RL*CN*(1-A))/(RA*RL*(CN*CA+CL*CN+CA*CL));

%

c = 1/(RA*RL*(CN*CA+CL*CN+CA*CL));
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%
%

C = [a b c];

%

S = roots(C);

%

s1r = real(S(1));

%

s1i = imag(S(1));

%

s2r = real(S(2));

%

s2i = imag(S(2));

%
%

poles(j,1) = CN;

%

poles(j,2) = s1r;

%

poles(j,3) = s1i;

%

poles(j,4) = s2r;

%

poles(j,5) = s2i;

%
%
%

j = j + 1;
end

% figure(1)
% P = [(poles(:,2)+i*poles(:,3)) (poles(:,4)+i*poles(:,5))];
% CNN = poles(:,1);
% x = poles(:,2);
% y = poles(:,3);
% CNNs = num2str(CNN);
% plot(x,y);
% text(x,y,CNNs);
%
% hold on;
%
% xx = poles(:,4);
% yy = poles(:,5);
% CNNs = num2str(CNN);
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% plot(xx,yy);
% text(xx,yy,CNNs);
% q = 1:100000:1e8;
% plot(-q,q);
% hold off;
%
% Z= -1e10;
% K = 1;
% tt = 1e-6;
% figure(2)
%
% for k = 1:((length(P)-1)/5)
%

[NUM,DEN] = zp2tf(Z,P(k*5,:),K);

%

SYS = TF(NUM,DEN);

%

[y,t] = step(SYS,tt);

%

[ymax,tmax] = max(y);

%

step(SYS,tt);

%

text(t(tmax),y(tmax),CNNs(k*5,:));

%

hold on;

% end
% hold off

C = [a b c];
S = roots(C)
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